

1 Denise M. De Mory  
2 California State Bar No. 168076  
3 Richard C. Lin  
4 California State Bar No. 209233  
5 Michael Flynn-O'Brien  
6 California State Bar No. 291301  
7 Aaron R. Hand  
8 California State Bar No. 245755  
9 **BUNSOW DE MORY LLP**  
10 701 El Camino Real  
11 Redwood City, CA 94063  
12 (650) 351-7241 Telephone  
13 (415) 426-4744 Facsimile  
14 ddemory@bdiplaw.com  
15 rlin@bdiplaw.com  
16 mflynnobrien@bdiplaw.com  
17 ahand@bdiplaw.com

18 *Attorneys for Plaintiff BiTMICRO LLC*

19  
20                   **IN THE UNITED STATES DISTRICT COURT**  
21                   **FOR THE CENTRAL DISTRICT OF CALIFORNIA**

22                   BiTMICRO LLC,  
23                   Plaintiff,

24                   v.

25                   WESTERN DIGITAL  
26 CORPORATION and WESTERN  
27 DIGITAL TECHNOLOGIES, INC.,

28                   Defendants.

Civil Action No.: 8:24-cv-1903

**JURY TRIAL DEMANDED**

## **COMPLAINT FOR PATENT INFRINGEMENT**

Plaintiff BiTMICRO LLC (“Plaintiff” or “BiTMICRO”), through its attorneys, for its Complaint against Western Digital Corporation and Western Digital Technologies, Inc. (collectively, “Defendants” or “Western Digital”), demands a trial by jury and alleges as follows:

### **FACTUAL INTRODUCTION**

1. The novel inventions disclosed in the Asserted Patents in this matter were invented by BiTMICRO Networks, Inc. (“BNI”). BNI was founded in 1995 and was a leader in enterprise storage for mission-critical computing, particularly for military applications. BNI’s storage devices are best known for exceeding the extreme performance and data integrity required for enterprise, industrial, and military environments.

2. BNI made critical advances in the solid-state drive (“SSD”) and integrated circuit technology that is embodied in the Asserted Patents. The Asserted Patents in this case are the result of the work of BNI engineers and developers, spanning a period of over a decade.

3. Innovation was one of the keys to the success at BNI. The company was involved with research and development projects in the SSD industry for about 20 years, over which time it accumulated over 50 U.S. patents, all of which are now owned by BiTMICRO.

### **THE PARTIES**

4. BiTMICRO is the current owner and assignee of the Asserted Patents and holds all rights necessary to bring this action.

5. BiTMICRO is a Delaware limited liability company with its principal place of business located at 11921 Freedom Drive, Suite 550, Reston, Virginia 20190.

6. Defendant Western Digital Corporation is a Delaware Corporation with offices in this District at 3355 Michelson Drive, Suite 100, Irvine, California 92612.

1 Western Digital Corporation is registered with the California Secretary of State to do  
2 business in California and can be served through its registered agent, CSC - Lawyers  
3 Incorporating Service, 2710 Gateway Oaks Drive, Sacramento, California 95833.

4       7. Defendant Western Digital Technologies, Inc. is a subsidiary of Western  
5 Digital Corporation. Western Digital Technologies, Inc. is a Delaware Corporation  
6 with offices in this District at 3355 Michelson Drive, Suite 100, Irvine, California  
7 92612. Western Digital Technologies, Inc. is registered with the California Secretary  
8 of State to do business in California and can be served through its registered agent,  
9 CSC - Lawyers Incorporating Service, 2710 Gateway Oaks Drive, Sacramento,  
10 California 95833.

#### **JURISDICTION AND VENUE**

11       8. This action arises under the patent laws of the United States, Title 35 of  
12 the United States Code. Subject matter jurisdiction is proper in this Court pursuant to  
13 28 U.S.C. §§ 1331 and 1338(a).

14       9. This Court has personal jurisdiction over Western Digital because, *inter*  
15 *alia*, Western Digital (1) has substantial, continuous, and systematic contacts with  
16 this State and this judicial district; (2) owns, manages, and operate facilities in this  
17 State and this judicial district; (3) enjoys substantial income from its operations and  
18 sales in this State and this judicial district; (4) employs residents of this State and  
19 judicial district, and employs them in this State and this judicial district; and (5)  
20 solicits business and markets products, systems and/or services in this State and  
21 judicial district including, without limitation, those related to the infringing accused  
22 products.

23       10. This Court also has personal jurisdiction over Western Digital because it  
24 has committed and continues to commit acts of direct infringement in this judicial  
25 district in violation of at least 35 U.S.C. § 271(a). In particular, Western Digital has  
26 made, used, offered to sell, and/or sold the accused products in this judicial district,  
27 including through retail stores and online.

1       11.     Venue is proper in this District pursuant to 28 U.S.C. §1319(b)-(c) and  
2     §1400(b), at least because of Western Digital's physical presence in this judicial  
3     district and because Western Digital conducts business in this judicial district, and,  
4     because Western Digital, directly or through its agents, has committed acts within  
5     this judicial district giving rise to this action, and/or has committed acts of patent  
6     infringement within this judicial district giving rise to this action.

## **FACTUAL ALLEGATIONS**

BiTMICRO Patents

9        12. The BiTMICRO inventions contained in the Asserted Patents relate to  
10 groundbreaking improvements to memory controllers, mapping tables for memory  
11 devices, NVMe over Fabrics technologies, and data security as will be further  
12 described below.

**U.S. Patent No. 9,135,190**

13. On September 15, 2015, the U.S. Patent and Trademark Office duly and  
lawfully issued United States Patent No. 9,135,190 (“the ’190 Patent”), entitled  
“Multi-profile memory controller for computing devices.” A true and correct copy of  
the ’190 Patent is attached hereto as **Exhibit A**.

18        14. BiTMICRO is the owner and assignee of all right, title, and interest in  
19 and to the '190 Patent, including the right to assert all causes of action arising under  
20 said patent and the right to any remedies for infringement of it.

15. The '190 Patent describes, among other things, a multi-profile memory  
controller for computing devices. Specifically, the '190 Patent describes a memory  
controller that can operate with memory locations, memory devices, or both which  
are associated with different memory attributes, different attribute qualifiers, or the  
like. For example, a non-volatile memory storage device may be portioned to allow a  
memory controller to treat a portion of the memory device as a temporary cache  
memory to store data prior to writing the data to a permanent storage location. This  
eliminates the need for a separate memory cache, often composed of volatile

1 memory. This capability has the additional advantage of maintaining the temporary  
2 data in the non-volatile cache partition in the event of an unexpected power loss.

3       16. Prior to the invention of the '190 Patent, memory controllers were  
4 designed to operate with memory locations and memory devices that all shared the  
5 same set of memory device characteristics, such as block size. Due to this limitation,  
6 there was no way of varying how a memory controller performed read and write  
7 operations on different memory locations or memory devices. The '190 Patent  
8 overcame this limitation by disclosing a novel multi-profile memory controller with  
9 the ability to operate differently with memory locations and memory devices based  
10 on differences between the attributes of particular memory locations and memory  
11 devices. *See Ex. A, at 1:20-60.*

12       17. As described in the '190 Patent, a memory store includes multiple  
13 addressable memory locations, and each location is associated with a set of memory  
14 attributes, which can include, for example, the type of memory device in which the  
15 memory location is located, the data size used by the memory device, or the memory  
16 protocol of the device. *See Ex. A, at 2:63-3:13.* These attributes are organized into  
17 device profiles that can be used by a memory controller connected to the memory  
18 store to determine how memory transactions are to be performed with each memory  
19 location. *See Ex. A, at 3:14-4:25.* By analyzing the requirements of the requested  
20 memory transaction and comparing those requirements to the device profiles, the  
21 memory controller selects the appropriate memory location for the memory  
22 transaction. The criteria used by the controller to select the optimal memory location  
23 for the memory transaction based on the stored attributes within the device profiles  
24 can be programmed in any number of ways. *See Ex. A, at 7:60-9:48.*

25       18. The novel features of the invention are recited in the claims. For  
26 example, claim 59 of the '190 Patent recites:

27           A memory controller comprising:  
28

1 an interface controller coupled to a memory device interface and an  
2 input/output (IO) device interface;

3 a memory store;

4 wherein the memory device interface is directly coupled to the memory  
5 store;

6 said interface controller disposed to perform a memory transaction by  
7 addressing a first memory location in the memory store,

8 said first memory location and a second memory location respectively  
9 associated with a first device profile and a second device profile;

10 wherein said first device profile is optimal for a data type subject to the  
11 memory transaction, wherein said data type comprises one of a random  
12 data type or a sequential data type;

13 said interface controller identifies command details for causing the  
14 memory transaction to be performed, wherein said command details  
comprising the first memory device;

15 said device profile representing a first set of attributes of said first  
16 memory location, and said second device profile representing a second  
17 set of attributes of said second memory location, and a difference exists  
18 between said first and second device profiles;

19 said interface controller obtaining the first set of attributes after  
20 identifying the command details; and said addressing of said first  
21 memory location includes using said attributes from said first device  
profile;

22 and said addressing of said first memory location includes selecting a  
23 transfer size for the memory transaction, wherein the transfer size is a  
24 function of a data size of the memory transaction and the first set of  
attributes.

25 Ex. A at 18:34-65. Claim 59 of the '190 Patent describes claim elements individually  
26 or as an ordered combination, that were non-routine and unconventional as of the  
27 priority date and an improvement over prior art, as it provided a memory controller

1 (not previously available) with an interface controller capable of performing memory  
2 transactions with different transfer sizes on different memory locations based on  
3 attributes associated with the different memory locations as defined in differing  
4 device profiles for those memory locations. *See Ex. A at Abstract, 1:20-60, 2:41-62.*

5 **U.S. Patent No. 8,010,740**

6 19. On August 30, 2011, the U.S. Patent and Trademark Office duly and  
7 lawfully issued United States Patent No. 8,010,740 (“the ’740 Patent”), entitled  
8 “Optimizing memory operations in an electronic storage device.” A true and correct  
9 copy of the ’740 Patent is attached hereto as **Exhibit B**.

10 20. BiTMICRO is the owner and assignee of all right, title, and interest in  
11 and to the ’740 Patent, including the right to assert all causes of action arising under  
12 said patent and the right to any remedies for infringement of it.

13 21. The ’740 Patent describes, among other things, a mapping table for  
14 optimizing memory operations in an electronic storage device. Prior to the  
15 inventions in the ’740 Patent, memory operations in solid state storage devices were  
16 subject to a number of inefficiencies. As described in the ’740 specification, SSDs  
17 such as those that include NAND flash memory “suffer from write cycle limitations  
18 and to a certain degree, bad blocks. In addition, flash drives use block addressing  
19 rather than byte addressing, and these flash drives use block addresses that are  
20 usually much larger than the block address used by the host. Block addressing may  
21 impose an additional level of complexity and additional processing cycles when  
22 performing a write operation, and which in turn, may increase write operation  
23 latency. This additional level of complexity may include performing a read-modify-  
24 write transaction to complete the write operation.” Ex. B at 1:42-53.

25 22. To address these issues and increase the speed and efficiency of memory  
26 operations in their products, SSD manufacturers tried solutions such as adding  
27 complex algorithms to handle the management of memory operations and adding  
28 more powerful processing devices to run these complex algorithms. *See id.* at 1:54-

1 2:10. These solutions, however, increased both the cost and design complexity of the  
2 SSDs. *See id.*

3       23. The '740 Patent overcame this problem by providing a solution that  
4 optimizes memory operations in a solid-state storage device while minimizing the  
5 amount of additional cost and complexity to the design of the device. *See id.* at 2:11-  
6 14. The '740 Patent achieves this through an improved mapping table that  
7 “increas[es] the likelihood that, in response to an I/O transaction initiated by a host,  
8 the operational load imposed on the storage device by these memory operations will  
9 be optimally distributed across different storage device resources, such as by  
10 interleaving or parallel memory operations, reducing memory operation latency,  
11 increasing operational device efficiency, or both.” *Id.* at 2:14-21; *see also id.* at 3:12-  
12 31. For example, the '740 Patent describes a mapping table that includes a set of  
13 logical fields that represent a plurality of logical block address (LBA) sets. The  
14 mapping table also includes a set of physical block address (PBA) fields that  
15 represent a set of PBAs and access parameters for the PBAs, as well as information  
16 that associates the LBA sets with the PBA sets in a highly efficient manner. The  
17 mapping table enables the storage device to perform optimized memory operations  
18 on memory locations based on the information in the table regarding the relationship  
19 between the LBA and PBA sets and the access parameters. *See id.* at 2:27-4.

20       24. The novel features of the '740 inventions are recited in the claims. For  
21 example, claim 1 of the '740 Patent recites:

22           A mapping table for optimizing memory operations performed by an  
23 electronic storage device in response to receiving an I/O transaction  
24 request initiated by a host, said mapping table comprising:  
25

26           a set of logical fields, including a first logical field and a second logical  
27 field, and said logical fields respectively disposed for representing a  
28 plurality of LBA sets, including said first logical field disposed for  
representing a first LBA set and said second logical field disposed for

1 representing a second LBA set, said first and second LBA sets each  
2 representing a set of consecutive LBAs;

3 a set of PBA fields, including a first PBA field and a second PBA field,  
4 said set of PBA fields respectively disposed for representing a set of  
5 PBAs, including a first PBA disposed for representing a first set of  
6 access parameters and a second PBA disposed for representing a second  
7 set of access parameters, said PBAs each associated with a physical  
8 memory location in a memory store, said set of logical fields and said  
9 set of PBA fields disposed to associate said first and second LBA sets  
10 with said first and second PBAs;

11 and wherein, in response to receiving the I/O transaction request, said  
12 mapping table causes the electronic storage device to perform  
13 optimized memory operations on memory locations respectively  
14 associated with said first PBA and said second PBA, if the I/O  
15 transaction request is associated with said first and second LBA sets.

16 Ex. B at 9:64-10:24. Claim 1 of the '740 Patent describes claim elements  
17 individually or as an ordered combination, that were non-routine and unconventional  
18 as of the priority date and an improvement over prior art, as it provided a mapping  
19 table (not previously available) that enables optimized memory operations in an  
20 electronic storage device through information stored in a mapping table regarding  
21 logical fields, PBA fields, access parameters, and relationships between LBA and  
22 PBA sets. *See id.* at Abstract, 2:27-49.

23 **U.S. Patent No. 9,875,205**

24 25. On January 23, 2018, the U.S. Patent and Trademark Office duly and  
25 lawfully issued United States Patent No. 9,875,205 ("the '205 Patent"), entitled  
26 "Network of memory systems." A true and correct copy of the '205 Patent is  
27 attached hereto as **Exhibit C**.

28 26. BiTMICRO is the owner and assignee of all right, title, and interest in  
29 and to the '205 Patent, including the right to assert all causes of action arising under  
30 said patent and the right to any remedies for infringement of it.

1       27. The '205 Patent describes, among other things, systems and methods  
2 enabling a large network of memory systems comprising a plurality of system  
3 controllers and flash memory modules. *See Ex. C at Abstract.* Specifically, the '205  
4 Patent describes a plurality of flash memory modules interconnected with other flash  
5 memory modules and to at least one system controller via a point-to-point  
6 communication bus topology. *Id.*

7       28. Prior to the inventions in the '205 Patent, computing systems utilized  
8 redundancy to increase the reliability of multi-chip memory systems in which two or  
9 more controllers are provided in the system controller to serve as redundant  
10 components when failure occurs – if one controller fails, the system can still survive  
11 with another controller taking the role of the failed controller. *Id.* at 1:50-58. One  
12 disadvantage of the prior systems, however, is that in most multi-chip applications,  
13 data distribution from and to the memory chips that may reside on a module or on an  
14 adjacent memory board can become one of the major bottlenecks in high-  
15 performance system implementation. *Id.* at 1:44-49. In addition, prior to the  
16 inventions of the '205 Patent, computing systems did not provide for a large memory  
17 system with multi-chip memory controllers and multiple flash memory modules to  
18 permit the reliability of operation possible with the distribution of flash  
19 devices/chips/die into multiple memory chips. *Id.* at 2:27-34.

20      29. The '205 Patent overcame these various limitations by disclosing novel  
21 systems and methods for providing a large memory system with multi-chip memory  
22 controllers and multiple flash memory modules to permit the reliability of operation  
23 possible with the distribution of flash devices/chips/die into multiple memory chips.  
24 *Id.* at 2:27-34. These systems and methods allow the computing system to enhance  
25 redundancy – enabling the use of flash devices that function despite failure in any  
26 system controller or flash memory module. *Id.* at 2:35-38. In addition, these systems  
27 and methods provide an interconnect strategy between system controllers and flash  
28 array modules to enhance throughput and flexibility of data access. *Id.* at 2:40-43.

30. The novel features of the inventions of the '205 Patent are recited in the claims. For example, claim 1 of the '205 Patent recites:

### 1. An apparatus comprising:

a communication bus interface;

a flash memory module coupled to the communication bus interface via a communication bus; and

a system controller coupled to the communication bus interface via an external communication bus; and

wherein the system controller performs a memory transaction via the communication bus interface to the flash memory module.

Ex. C at 19:28-37. Claim 1 of the '205 Patent describes claim elements individually or as an ordered combination, that were non-routine and unconventional as of the priority date and an improvement over prior art, as it uses a plurality of flash memory modules interconnected with other flash memory modules and to at least one system controller via a point-to-point communication bus topology. *See* Ex. C at Abstract, 2:27-43.

U.S. Patent No. 7,716,389

31. On May 11, 2010, the U.S. Patent and Trademark Office duly and lawfully issued United States Patent No. 7,716,389 (“the ’389 Patent”), entitled “Direct memory access controller with encryption and decryption for non-blocking high bandwidth I/O transactions.” A true and correct copy of the ’389 Patent is attached hereto as **Exhibit D**.

32. BiTMICRO is the owner and assignee of all right, title, and interest in and to the '389 Patent, including the right to assert all causes of action arising under said patent and the right to any remedies for infringement of it.

33. The '389 Patent describes, among other things, systems and methods

1 for enhancing direct memory access (DMA) operations by performing multiple  
2 encrypt and decrypt operations simultaneously using a data processing core. *See Ex.*  
3 D at Abstract. Specifically, the '389 Patent describes an architecture to provide  
4 secure and fast data transfers between I/O devices and the storage controller by  
5 performing multiple encrypt and decrypt operations simultaneously to service  
6 multiple transfer requests without a negative impact on the speed of transfer and  
7 processing. *Id.* Through the use of the systems and methods described by the '389  
8 Patent, enhanced DMA operations between multiple I/O devices and a storage  
9 controller are accomplished by adding a data processing core and utilizing a multi-  
10 channel architecture that allows multiple requests to be serviced simultaneously. *Id.*

11       34. Prior to the inventions in the '389 Patent, computing systems did not  
12 include data processing cores directed, *e.g.*, to computationally intensive tasks such  
13 as encryption and decryption, especially not ones that designed to operate in tandem  
14 with direct memory access controllers (DMACs). One of the disadvantages of such  
15 systems was that they required several memory-to-memory transfers. *Id.* at 1:47-2:26.

16       35. The '389 Patent overcame these various limitations by disclosing novel  
17 systems and methods for enhanced DMA operations by using a data processing core  
18 for encrypting and decrypting data in conjunction with DMA requests. *Id.* at 2:27-61.

19       36. The novel features of the inventions of the '389 Patent are recited in the  
20 claims. For example, claim 19 of the '389 Patent recites:

21       19. A direct memory access controller for transferring data to or from  
22 a memory, and for encrypting or decrypting said data upon receiving a  
23 data processing request, the direct memory access controller  
comprising:

24           a means for performing a DMA data transfer, said means for  
25 performing a DMA data transfer including at least one DMA engine  
26 configured for transferring data;

27           a means for performing data processing coupled to said means for  
28 performing a DMA data transfer, said data processing includes

1 encrypting or decrypting said data in response to a DPC hit signal by  
2 at least using a DPC channel to intercept said data, causing said data  
3 to be transferred to said means for performing data processing.

4 Ex. D at 10:50-63. Claim 19 of the '389 Patent describes claim elements individually  
5 or as an ordered combination, that were non-routine and unconventional as of the  
6 priority date and an improvement over prior art, as it uses a DMAC with an  
7 encryption and decryption processor that enables multiple simultaneous data transfer  
8 requests and eliminates the need for extra memory to memory transfers. *See* Ex. D at  
Abstract, 1:64-2:3, 2:27-35.

9                   **Western Digital's Use of the Patented Technology**

10       37. Western Digital is a worldwide supplier of flash memory and solid-state  
11 drives (SSDs). Western Digital also supplies customers with flash memory and  
12 solid-state drives under the SanDisk and SanDisk Professional brands. Specific  
13 examples of Western Digital's infringing products made, sold, and/or offered for sale  
14 in the United States, and/or imported into the United States are discussed in further  
15 detail below.

16       38. Western Digital makes, uses, sells, and/or offers to sell in the United  
17 States, and/or imports into the United States (or has made, used, sold, offered for  
18 sale, and/or imported into the United States) SSDs with SLC caching capabilities,  
19 which infringe one or more claims of the '190 Patent. Such SSDs include, for  
20 example, at least Western Digital's WD Blue SN570, WD Blue SN580, WD Blue  
21 SA510 SATA M.2 2280, WD Green SATA M.2 2280, WD Blue SN5000, WD Red  
22 SN700, IX SN530, iNAND EU312, iNAND IX EM111, iNAND IX EM141, PC  
23 SA510, PC SA530, PC SN540, PC SN730, PC SN740, PC SN810, SanDisk Extreme  
24 M.2 NVMe, SanDisk Extreme M.2 NVMe PCIe Gen 4.0, SanDisk Ultra 3D, SanDisk  
25 SSD Plus, WD\_BLACK SN750, WD\_BLACK SN750 SE, WD\_BLACK SN770,  
26 WD\_BLACK SN770M, WD\_BLACK SN850, WD\_BLACK SN850X,  
27 WD\_BLACK AN1500, AT EN610, PC SN5000S, and PC SN8000S Series SSDs.  
28

1       39.    Western Digital makes, uses, sells, and/or offers to sell in the United  
2 States, and/or imports into the United States (or has made, used, sold, offered for  
3 sale, and/or imported into the United States) Non-Volatile Memory Express (NVMe)  
4 SSDs, which infringe one or more claims of the '740 Patent. Such products include,  
5 for example, at least Western Digital's WD Blue SN550, WD Blue SN570, WD Blue  
6 SN580, PC SA510, PC SA530, PC SN540, PC SN730, PC SN740, PC SN810, CL  
7 SN520, WD\_BLACK SN750, WD\_BLACK SN750 SE, WD\_BLACK SN770,  
8 WD\_BLACK SN770M, WD\_BLACK SN850, WD\_BLACK SN850X,  
9 WD\_BLACK SN850P, WD\_BLACK AN1500, PC SN5000S, PC SN8000S, WD  
10 Green SN350, Ultrastar DC SN655, Ultrastar DC SN650, Ultrastar DC SN840,  
11 Ultrastar DC SN861, Ultrastar DC SA210, SanDisk Extreme M.2 NVMe, SanDisk  
12 Ultra 3D, WD Blue 3D NAND SATA, WD Red SN700, WD Red SA500, WD Blue  
13 SATA SSD M.2 2280, WD Red SA500 NAS SATA, WD Blue SN5000, IX SN530,  
14 iNAND EU312, iNAND EU552, iNAND IX EM132, iNAND IX EM122, iNAND  
15 IX EM141, AT EN610, and WD Gold Enterprise Class Series SSDs.

16       40.    Western Digital makes, uses, sells, and/or offers to sell in the United  
17 States, and/or imports into the United States (or has made, used, sold, offered for  
18 sale, and/or imported into the United States) storage platform systems which infringe  
19 one or more claims of the '205 Patent. Such storage platform systems include, for  
20 example, at least Western Digital's OpenFlex Data24 Series NVMe-oF storage  
21 platforms.

22       41.    Western Digital makes, uses, sells, and/or offers to sell in the United  
23 States, and/or imports into the United States (or has made, used, sold, offered for sale,  
24 and/or imported in the United States) SSDs with hardware encryption or self-  
25 encrypting drives, which infringe one or more claims of the '389 Patent. Such SSDs  
26 include, for example, at least Western Digital's Ultrastar DC SA210, SN540, SN640,  
27 SN650, SN655, SN840, SN861, SS530, SS540, ZN540 Series SSDs, and  
28 Transporter, the Western Digital CL SN720, AT EN610, PC SN5000S, PC

1 SN8000S, PC SA530 3D, PC SN730, PC SN740, PC SN810, WD\_BLACK SN850X,  
2 and My Passport SSD (Blue) Series SSDs, and the SanDisk G-DRIVE, G-DRIVE  
3 ArmorLock, Extreme Portable, and Extreme PRO Portable Series SSDs.

4 **Notice and Marking**


5 42. As set forth below, Western Digital has been on constructive and/or  
6 actual notice of the Asserted Patents.

7 43. BiTMICRO has complied with 35 U.S.C. § 287 with respect to the  
8 Asserted Patents.

9 44. The previous owner of the Asserted Patents, BNI, also complied with 35  
10 U.S.C. § 287, and thereby provided notice to the public, including but not limited to  
11 Western Digital, of the Asserted Patents. Specifically, to the extent BNI made,  
12 offered for sale, sold, or imported into the United States products covered by the  
13 Asserted Patents, BNI marked substantially all of such products with those patent  
14 numbers and provided an internet address at which BNI posted information  
15 associating the patented products with their corresponding patent numbers in  
16 compliance with 35 U.S.C. § 287.

17 45. For example, BNI's Ace Drive II products, which BNI contended were  
18 covered by the '190 Patent, were sold by BNI with a label affixed on the products  
19 listing the '190 Patent, as well as an internet address at which BNI posted a listing of  
20 additional patents it contended were practiced by that product, as shown below:

21  
22  
23  
24  
25  
26  
27  
28



46. BNI's other products similarly included product labels identifying specific patents by number and/or an internet address at which BNI posted a listing of the patents it contended were associated with each product, including but not limited to the '190 and '740 Patents.

47. BNI's product documentation, which was provided to customers and available to the general public, also identified by number specific patents that BNI contended were practiced by the products and included an internet address at which BNI posted a listing of other patents it contended were associated with the products, pursuant to 35 U.S.C. § 287.

48. On information and belief, BNI has never made, offered for sale, sold, or imported into the United States any products that are covered by the '205 or '389 Patents. Thus, there were no BNI products that required marking of those patent numbers under 35 U.S.C. § 287.

1       49. BiTMICRO has not made, offered for sale, sold, or imported into the  
2 United States any products that are covered by any of the Asserted Patents. Thus,  
3 there are no BiTMICRO products that would require marking under 35 U.S.C. § 287.

4       50. The Asserted Patents have been widely cited by the industry and by the  
5 USPTO during the prosecution of other patents. For example, and as further  
6 described below, the '190 Patent has been cited in patents and/or applications by  
7 Western Digital, SanDisk, Micron, Huawei, Microsoft, and other well-known  
8 industry participants. The '740 Patent has been cited in patents and/or patent  
9 applications by Seagate and other well-known industry participants. And the '389  
10 Patent has been cited in patents and/or applications by Intel, IBM, Samsung  
11 Electronics, STMicroelectronics, and other well-known industry participants.

12       51. Indeed, the Asserted Patents have been used by the USPTO as a basis to  
13 reject patent applications filed by well-known industry participants under 35 U.S.C.  
14 § 102 and/or § 103. For example, the '190 Patent has served as the basis for  
15 § 102/103 rejections at least three times, including against SanDisk. The '740 Patent  
16 has served as the basis for § 102/103 rejections at least four times, including against  
17 Seagate and Samsung.

18       52. In addition, as set forth in greater detail below, Western Digital has had  
19 actual notice of the '190 Patent since at least 2016 by virtue of Western Digital's  
20 prosecution of its own patent relating to SSD memory controllers. Western Digital  
21 has also had actual notice of the '190 Patent since at least 2018 by virtue of being  
22 served a subpoena in connection with a proceeding before the International Trade  
23 Commission, *In the Matter of Certain Solid State Storage Drives, Stacked*  
24 *Electronics Components, and Products Containing Same*, Inv. No. 337-TA-1097.

25       53. Finally, BNI approached Western Digital and/or SanDisk in or around  
26 2016 with respect to its patents, which at that time included the '190, '740, and '389  
27 Patents. Western Digital has had actual notice of the '190, '740, and '389 Patents  
28 since that date and has been at least willfully blind of its infringement thereof.

## FIRST COUNT

**(INFRINGEMENT OF U.S. PATENT NO. 9,135,190)**

3       54. BiTMICRO incorporates by reference the allegations set forth in  
4 paragraphs 1-53 as though fully set forth herein.

5        55. On information and belief, Western Digital has directly infringed and  
6 continues to directly infringe one or more claims of the '190 Patent, including at least  
7 claim 59 of the '190 Patent, in the state of California, in this judicial district, and  
8 elsewhere in the United States by, among other things, making, using, selling,  
9 offering for sale, and/or importing into the United States products that embody one or  
10 more of the inventions claimed in the '190 Patent, including but not limited to the  
11 above-identified SSDs with SLC caching, and all reasonably similar products ("the  
12 '190 Accused Products"), in violation of 35 U.S.C. § 271(a).

13        56. As an example, the Western Digital IX SN530 Industrial-Grade Series  
14      SSDs include “a memory controller.” Specifically, the Western Digital IX SN530  
15      Industrial-Grade Series SSDs includes a memory controller for handling read and  
16      write operations on the NAND memory cells on the drive. *See* Western Digital  
17      Product Brief, “Western Digital IX SN530 NVMe Industrial-Grade SSD”,<sup>1</sup> at 1 (“A  
18      fully vertically integrated solid state drive, the IX SN530 is built with Western  
19      Digital’s 96-layer 3D NAND technology, in-house controller and firmware  
20      development, internal validation and qualification, and extensive testing; making it  
21      idea for handling a wide variety of industrial and automotive use cases.”).

57. The Western Digital IX SN530 Industrial-Grade Series SSDs include  
“an interface controller coupled to a memory device interface and an input/output  
(IO) device interface.” For example, the Western Digital IX SN530 Industrial-Grade

<sup>1</sup> Available at [https://documents.westerndigital.com/content/dam/doc-library/en\\_us/assets/public/western-digital/product/embedded-flash/commercial-cl-nvme-ssd/product-brief-western-digital-ix-sn530-nvme-ssd.pdf](https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/product/embedded-flash/commercial-cl-nvme-ssd/product-brief-western-digital-ix-sn530-nvme-ssd.pdf).

1 Series SSDs include a Western Digital NVMe 1.4 compliant controller chip that  
 2 serves as an interface controller:

Specifications						
Generic Specifications						
Interface <sup>1</sup>	PCIe Gen3 x4 NVMe v1.4					
Form factors	M.2 2280-S3-M / M.2 2230-S3-M					
3D NAND flash	SLC 96-layer					
Capacity <sup>2</sup>	85GB	170GB	340GB	256GB	512GB	TLC 96-layer 1TB 2TB
						M.2 2280-S3-M

6 Western Digital Product Brief, “Western Digital IX SN530 NVMe Industrial-Grade  
 7 SSD”<sup>2</sup> at 2. Western Digital IX SN530 Industrial-Grade Series SSDs include a  
 8 Western Digital controller and proprietary firmware. *See* Tom’s Hardware, “Western  
 9 Digital Gets Into Industrial-Grade M.2 SSDs With the IX SN530,”<sup>3</sup> (“The Western  
 10 Digital IX SN530 is based on the company’s own controller and firmware, as well as  
 11 96-layer TLC NAND memory that can work in TLC or SLC mode.”).

12       58. The Western Digital controller chip is connected to at least one memory  
 13 bus, which serves as a memory device interface. The controller chip is also  
 14 connected to a PCIe interface, which serves as an input/output interface with a  
 15 computing device:

Specifications						
Generic Specifications						
Interface	PCIe Gen3 x4 NVMe v1.4					
Form factors	M.2 2280-S3-M / M.2 2230-S3-M					
3D NAND flash	SLC 96-layer					
Capacity <sup>2</sup>	85GB	170GB	340GB	256GB	512GB	TLC 96-layer 1TB 2TB
						M.2 2280-S3-M

19 Western Digital Product Brief, “Western Digital IX SN530 NVMe Industrial-Grade  
 20 SSD”<sup>4</sup> at 2.

23       <sup>2</sup> Available at [https://documents.westerndigital.com/content/dam/doc-library/en\\_us/assets/public/western-digital/product/embedded-flash/commercial-cl-nvme-ssd/product-brief-western-digital-ix-sn530-nvme-ssd.pdf](https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/product/embedded-flash/commercial-cl-nvme-ssd/product-brief-western-digital-ix-sn530-nvme-ssd.pdf).

25       <sup>3</sup> Available at <https://www.tomshardware.com/news/western-digital-gets-into-industrial-grade-m2-ssds-with-the-ix-sn530>.

27       <sup>4</sup> Available at [https://documents.westerndigital.com/content/dam/doc-library/en\\_us/assets/public/western-digital/product/embedded-flash/commercial-cl-nvme-ssd/product-brief-western-digital-ix-sn530-nvme-ssd.pdf](https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/product/embedded-flash/commercial-cl-nvme-ssd/product-brief-western-digital-ix-sn530-nvme-ssd.pdf).

1       59. The Western Digital IX SN530 Series SSDs include “a memory store.”  
2 For example, the IX SN530 Series SSDs include 96-layer 3D TLC NAND memory,  
3 which constitutes a memory store. As advertised by Western Digital, “[a] fully  
4 vertically integrated solid state drive, the IX SN530 is built with Western Digital’s  
5 96-layer 3D NAND technology, in-house controller and firmware development. . .”  
6 *Id.* at 1.

7       60. In the Western Digital IX SN530 Series SSDs, “the memory device  
8 interface is directly coupled to the memory store.” For example, the memory bus  
9 connected to the controller chip is directly coupled to the TLC NAND memory store,  
10 thereby enabling the controller to handle read and write operations to the memory  
11 store.

12       61. In the Western Digital IX SN530 Series SSDs, “said interface controller  
13 [is] disposed to perform a memory transaction by addressing a first memory location  
14 in the memory store.” For example, in the Western Digital IX SN530 Series SSDs, a  
15 portion of the TLC NAND memory store is reserved to act as an SLC cache. Data  
16 can be written to the SLC cache at a faster rate than to other portions of the TLC  
17 NAND memory store. *Id.* at 2, (“Advanced Features: Functional: nCache 3.0 SLC  
18 tiered caching technology.”); *see also* Western Digital Product Manual, “PC SN730  
19 NVMe SSD for Generic OEM,”<sup>5</sup> at 11 (“The nCache 3.0 is a pool of X1 (SLC)  
20 blocks for sequential and random host operations. These X1 blocks are used as write  
21 cache to accumulate and consolidate all writes at high speed. The PC SN730 NVMe  
22 SSD utilize the nCache 3.0 tiered caching which further improves performance and  
23 power efficiently by introducing several enhancements as: Direct TLC (write) Access  
24 – improves sustain-write-access power efficiency and write throughput. Enhanced  
25 Evaluation Policy – improves the write-burst access speed. As mentioned above, the  
26 nCache 3.0 works in the background the flush them into the larger X3 (TLC) storage

---

27       5 Available at <https://downloads.sandisk.com/downloads/um/pcsn730-pm.pdf>.  
28

1 blocks and uses optimized write transaction sizes to maximize endurance. Once the  
 2 SLC blocks are full the Drive will continue to program the TLC blocks directly, and  
 3 will re-locate the data from the SLC to TLC on Idle times.”). For write operations to  
 4 the SLC cache, the controller chip performs a memory transaction by addressing a  
 5 first memory location within the SLC cache.

6       62. In the Western Digital IX SN530 Series SSDs, “said first memory  
 7 location and a second memory location [are] respectively associated with a first  
 8 device profile and a second device profile.” For example, a second memory location  
 9 within the TLC NAND memory store is a TLC cell that is not a part of the SLC  
 10 cache. The first memory location and second memory location are associated with a  
 11 first device profile and a second device profile, respectively, that define how data is  
 12 to be stored in those locations.

13       63. In the Western Digital IX SN530 Series SSDs, “said first device profile  
 14 is optimal for a data type subject to the memory transaction, wherein said data type  
 15 comprises one of a random data type or a sequential data type.” *See* Western Digital  
 16 Product Brief, “Western Digital IX SN530 NVMe Industrial-Grade SSD”<sup>6</sup> at 1-2  
 17 (“Further, by offering SLC configurations, the IX SN530 supports write-intensive  
 18 applications, such as data recorder and data set management, saving the need to use  
 19 multiple high-capacity TLC devices by delivering 9 times the TLC endurance and up  
 20 to 5 times the TLC sustained write performance.”); Western Digital Product Page,  
 21 “Industrial NVMe SSD,”<sup>7</sup> (“Sequential Read speeds up to 2,400 MB/s and Write  
 22 Speeds up to 1,950 MB/s.”).

23

24

---

25       <sup>6</sup> Available at [https://documents.westerndigital.com/content/dam/doc-library/en\\_us/assets/public/western-digital/product/embedded-flash/commercial-cl-nvme-ssd/product-brief-western-digital-ix-sn530-nvme-ssd.pdf](https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/product/embedded-flash/commercial-cl-nvme-ssd/product-brief-western-digital-ix-sn530-nvme-ssd.pdf).

26

27       <sup>7</sup> Available at <https://www.westerndigital.com/products/internal-drives/ix-sn530-nvme-ssd?sku=SDBPNPZ-256G-XI>.

1       64. In the Western Digital IX SN530 Series SSDs, “said interface controller  
2 identifies command details for causing the memory transaction to be performed,  
3 wherein said command details comprising the first memory device.” For example,  
4 for memory transactions with the first memory device such as writing data to the SLC  
5 cache, the controller chip identifies command details for causing the memory  
6 transaction to be performed in the first memory device.

7       65. In the Western Digital IX SN530 Series SSDs, “said device profile  
8 represent[s] a first set of attributes of said first memory location, and said second  
9 device profile represent[s] a second set of attributes of said second memory location,  
10 and a difference exists between said first and second device profiles.” For example,  
11 the first device profile (*e.g.*, the profile for the SLC cache) represents a first set of  
12 attributes (*e.g.*, data size, memory protocol, device type) associated with the first  
13 memory location (*e.g.*, a location within the SLC cache). The second device profile  
14 (*e.g.*, the profile for the non-cache portion of the TLC NAND memory store)  
15 represents a second set of attributes (*e.g.*, data size, memory protocol, device type)  
16 associated with the second memory location (*e.g.*, a location within the non-cache  
17 portion of the TLC NAND memory store). The first and second device profiles are  
18 different because the SLC cache has attributes associated with a write protocol of one  
19 bit per cell, whereas the non-cache portion of the TLC NAND memory store has  
20 attributes associated with a write protocol of three bits per cell.

21       66. In the Western Digital IX SN530 Series SSDs, “said interface controller  
22 obtain[s] the first set of attributes after identifying the command details; and said  
23 addressing of said first memory location includes using said attributes from said first  
24 device profile.” For example, after identifying command details specifying that data  
25 is to be written to the SLC cache, the controller chip obtains the first set of attributes  
26 (*e.g.*, data size, memory protocol, device type) associated with the memory location  
27 in the SLC cache.

28

1       67. In the Western Digital IX SN530 Series SSDs, “said addressing of said  
2 first memory location includes selecting a transfer size for the memory transaction,  
3 wherein the transfer size is a function of a data size of the memory transaction and  
4 the first set of attributes.” *See* Western Digital Product Manual, “PC SN730 NVMe  
5 SSD for Generic OEM,”<sup>8</sup> at 11 (“The nCache 3.0 is a pool of X1 (SLC) blocks for  
6 sequential and random host operations. These X1 blocks are used as write cache to  
7 accumulate and consolidate all writes at high speed. The PC SN730 NVMe SSD  
8 utilize the nCache 3.0 tiered caching which further improves performance and power  
9 efficiently by introducing several enhancements as: Direct TLC (write) Access –  
10 improves sustain-write-access power efficiency and write throughput. Enhanced  
11 Evaluation Policy – improves the write-burst access speed. As mentioned above, the  
12 nCache 3.0 works in the background the flush them into the larger X3 (TLC) storage  
13 blocks and uses optimized write transaction sizes to maximize endurance. Once the  
14 SLC blocks are full the Drive will continue to program the TLC blocks directly, and  
15 will re-locate the data from the SLC to TLC on Idle times.”). Thus, for example,  
16 after receiving a write transaction command, the controller chip obtains the attributes  
17 of the SLC cache profile and determines whether there is sufficient capacity within  
18 the SLC cache to write the data to the cache. The controller will select a transfer size  
19 to the SLC cache based on an analysis of the size of the data to be written, the  
20 remaining memory capacity within the SLC cache, and the attributes of the SLC  
21 cache profile.

22       68. All of the ’190 Accused Products infringe the ’190 Patent, including at  
23 least claim 59, in the same or similar manner as the IX SN530 Series SSDs.

24       69. By making, using, offering for sale, and/or selling products in the United  
25 States and/or importing products into the United States, including but not limited to  
26 the ’190 Accused Products, Western Digital has injured BiTMICRO and is liable to

---

27       <sup>8</sup> Available at <https://downloads.sandisk.com/downloads/um/pcsn730-pm.pdf>.  
28

1 BiTMICRO for directly infringing one or more claims of the '190 Patent, including  
2 without limitation claim 59 pursuant to 35 U.S.C. § 271(a).

3       70. On information and belief, Western Digital has had knowledge of the  
4 '190 Patent since at least 2016 by virtue of its prosecution of its own patent relating  
5 to SSD memory controllers. On or about April 16, 2014, SanDisk Technologies Inc.  
6 ("SanDisk") filed U.S. patent application No. 14/254,354, which eventually issued as  
7 U.S. Patent No. 9,977,628 ("the '628 Patent") on May 22, 2018. The '628 Patent is  
8 entitled "Storage Module and Method for Configuring the Storage Module with  
9 Memory Operation Parameters" and relates to methods of controlling memory  
10 operations in a storage module through a memory controller.

11       71. The '628 Patent has a direct relationship to the accused functionality in  
12 the '190 Accused Products. For example, the '628 Patent specifically discusses how  
13 the purported inventions in the patent can be applied to SLC cache functionality:

14           As yet another example, a user can trade off between the capacity of a  
15 storage module for performance or data retention. For example, using  
16 a memory as a single level cell (SLC) memory instead of a multi-level  
17 cell (MLC) memory can provide faster write performance (e.g., from  
18 5 MB/sec to 20 MB/sec), but can reduce the storage capacity of the  
19 memory (e.g., from 16 GB to 8 GB). Using the memory as an SLC  
memory also provides better data retention /endurance (longer data  
life).

20 '628 Patent, at 4:57-65.

21           There are many alternatives that can be used with these embodiments.  
22 . . . For example, a memory cell may be designed as a "flex cell," in  
23 which the cell can either be used as a single-level cell (SLC) or a multi-  
24 level cell (MLC), as determined by the storage controller 110. So, to  
25 make a tradeoff between performance and endurance, the storage  
26 controller 110 can configure the cells to SLC cells (because it is faster  
27 to write to SLC cells than MLC cells), and then, at a later time (e.g., as  
a background operation), move the data from the SLC cells to the MLC  
cells (which reduces the endurance of the storage module 100 since  
another program/erase cycle is used for that transfer).

28 *Id.* at 7:46-65.

1       72. During the prosecution of the '628 Patent, SanDisk was acquired by  
2 Western Digital. Specifically, on or about October 21, 2015, Western Digital  
3 announced that it was acquiring SanDisk. Western Digital announced that the  
4 acquisition was completed on or about May 12, 2016.

5       73. During the prosecution of the '628 Patent, the patent examiner  
6 repeatedly cited to the '190 Patent as the basis for obviousness rejections of claims  
7 pending in the application for the '628 Patent. Specifically, the examiner cited to the  
8 '190 Patent as the basis for obviousness rejections of various pending claims in  
9 Office Actions sent to SanDisk/Western Digital on April 6, 2016, November 30,  
10 2016, and June 14, 2017. SanDisk/Western Digital amended the claims in the '354  
11 application to overcome these rejections.

12      74. In addition, as set forth above, Western Digital also had knowledge of  
13 the '190 Patent in or around 2016 by virtue of BNI approaching Western Digital  
14 and/or SanDisk at that time with respect to its patents.

15      75. In addition, Western Digital also had knowledge of the '190 Patent since  
16 at least May 18, 2018, when BiTMICRO served a subpoena on Western Digital in  
17 connection with a proceeding before the International Trade Commission, *In the*  
18 *Matter of Certain Solid State Storage Drives, Stacked Electronics Components, and*  
19 *Products Containing Same*, Inv. No. 337-TA-1097 ("the ITC Action"). In the ITC  
20 Action, BiTMICRO alleged that various solid state computer drives ("SSDs") and  
21 electronic devices that incorporate stacked electronics components sold by Samsung  
22 Electronics, SK Hynix, and other electronic device manufacturers infringed four  
23 BiTMICRO patents, including the '190 Patent.

24      76. On information and belief, through its activities in the prosecution of the  
25 '628 Patent as well as its participation in the ITC Action as described above, Western  
26 Digital had knowledge of the '190 Patent and its relevance to the '190 Accused  
27 Products. Despite this knowledge, Western Digital has continued to directly infringe  
28

1 one or more claims of the '190 Patent as described above. Thus, on information and  
2 belief, Western Digital's infringement of the '190 Patent has been willful.

3        77. For the foregoing reasons, Western Digital's infringement of the '190  
4 Patent has been and continues to be deliberate and willful, and this is therefore an  
5 exceptional case warranting an award of enhanced damages and attorneys' fees and  
6 costs pursuant to 35 U.S.C. §§ 284-285.

7       78. On information and belief, Western Digital will continue to infringe the  
8 '190 Patent unless enjoined by this Court.

9        79. As a result of Western Digital’s infringement of the ’190 Patent,  
10 BiTMICRO has suffered monetary damages, and seeks recovery, in an amount to be  
11 proven at trial, adequate to compensate for Western Digital’s infringement, but in no  
12 event less than a reasonable royalty with interest and costs.

13        80. Western Digital's infringement of BiTMICRO's rights under the '190  
14 Patent will continue to damage BiTMICRO, causing irreparable harm for which there  
15 is no adequate remedy at law, unless enjoined by this Court.

## SECOND COUNT

**(INFRINGEMENT OF U.S. PATENT NO. 8,010,740)**

18        81. BiTMICRO incorporates by reference the allegations set forth in  
19 paragraphs 1-79 as though fully set forth herein.

20        82. On information and belief, Western Digital has directly infringed and  
21 continues to directly infringe one or more claims of the '740 Patent, including at least  
22 claim 1 of the '740 Patent, in the state of California, in this judicial district, and  
23 elsewhere in the United States by, among other things, making, using, selling,  
24 offering for sale, and/or importing into the United States products that embody one or  
25 more of the inventions claimed in the '740 Patent, including but not limited to the  
26 above-identified NVMe SSDs and all reasonably similar products ("the '740 Accused  
27 Products"), in violation of 35 U.S.C. § 271(a).

1        83. As an example, Western Digital’s UltraStar DC SN640 Series SSDs  
2 include “a mapping table for optimizing memory operations performed by an  
3 electronic storage device in response to receiving an I/O transaction request initiated  
4 by a host.” Specifically, the SSDs include a mapping table located in DRAM or  
5 other memory to map logical block addresses (LBAs) to physical block addresses  
6 (PBAs) on the memory devices within the SSD. See Western Digital White Paper,  
7 “Flash 101 and Flash Management,”<sup>9</sup> at 6 (“To understand Wear Leveling, one needs  
8 to understand the different addressing schemes in a system. The operating system  
9 (OS) uses Logical Block Addressing (LBA) to read and write to the device, the flash  
10 controller uses physical addresses on the flash to read and write data . . . [t]he  
11 managed NAND controller has the ability to map an LBA address to different  
12 physical locations on the flash. The controller uses a mapping table to keep track of  
13 the relationship between the logical block and the physical address.”).


14        84. Information in the mapping table is used by a controller in the UltraStar  
15 DC SN640 Series SSDs to optimize memory operations, by for example allowing the  
16 controller to perform interleaving to optimally distribute data across multiple non-  
17 volatile memory channels, lanes, buses, devices, dies, planes, etc., thereby improving  
18 the speed and efficiency of storing and accessing the data. *See, e.g.*, Western Digital  
19 Data Sheet “UltraStar DC SN640”<sup>10</sup> at 1 (“The DC SN640 include Western Digital’s  
20 96-layer BiCS4 3D TLC NAND and Western Digital’s NVMe 1.3c controller . . .”);  
21 *id.* at 2 (Interface . . . PCIe Gen 3.1 x4 (Compliant to NVMe 1.3c”); Tom’s Hardware  
22 Blog, “WD My Passport SSD Review: Sleek, Slim, and Secure Storage,”<sup>11</sup> (“WD’s

<sup>9</sup> Available at [https://documents.westerndigital.com/content/dam/doc-library/en\\_us/assets/public/western-digital/collateral/white-paper/white-paper-sandisk-flash101-management.pdf](https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/collateral/white-paper/white-paper-sandisk-flash101-management.pdf).

<sup>10</sup> Available at [https://documents.westerndigital.com/content/dam/doc-library/en\\_us/assets/public/western-digital/product/data-center-drives/ultrastar-nvme-series/data-sheet-ultrastar-dc-sn640.pdf](https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/product/data-center-drives/ultrastar-nvme-series/data-sheet-ultrastar-dc-sn640.pdf).

<sup>27</sup> <sup>28</sup> <sup>11</sup> Available at <https://www.tomshardware.com/reviews/wd-my-passport-ssd-review>.

1 Blue SN550E is a DRAM-less M.2 2280 PCIe 3.0 x4 NVMe SSD that leverages a  
 2 quad-channel controller and WD's 512 Gb 96-layer TLC flash. Sixteen flash dies are  
 3 stuffed within our 1TB sample, each featuring a dual-plane design that doubles  
 4 interleaving performance compared to a single-plane flash."); Western Digital Blog,  
 5 "What is NVMe™ and why is it important? A Technical Guide,"<sup>12</sup> ("NVMe is a  
 6 high-performance, NUMA (Non Uniform Memory Access) optimized, and highly  
 7 scalable storage protocol, that connects the host to the memory subsystem. The  
 8 protocol is relatively new, feature-rich, and designed from the ground up for non-  
 9 volatile memory media (NAND and Persistent Memory) directly connected to CPU  
 10 via PCIe interface See diagram #1). The protocol is built on high speed PCIe  
 11 lanes.")).



17 *Id.*

18 85. The mapping table of the UltraStar DC SN640 Series SSDs also includes  
 19 "a set of logical fields, including a first logical field and a second logical field, and  
 20 said logical fields respectively disposed for representing a plurality of LBA sets,  
 21 including said first logical field disposed for representing a first LBA set and said  
 22 second logical field disposed for representing a second LBA set, said first and second  
 23 LBA sets each representing a set of consecutive LBAs." For example, the mapping  
 24 table includes a set of logical fields that represent sets of consecutive LBAs. *See,*  
 25  
 26

---

27 <sup>12</sup> Available at <https://blog.westerndigital.com/nvme-important-data-driven-businesses/>.

1       e.g., Western Digital White Paper, “Flash 101 and Flash Management,”<sup>13</sup> at 6 (“Flash  
2 Management mission is to create a Logical to Physical layer that is transparent to the  
3 host and provide logical read and write services . . . [t]he managed NAND Controller  
4 has the ability to map an LBA address to different physical locations on the flash.  
5 The controller uses a mapping table to keep track of the relationship between the  
6 logical block and the physical address.”); Western Digital’s U.S. Pat. No. 10,565,123,  
7 “Hybrid logical to physical address translation for non-volatile storage devices with  
8 integrated compute module,” at 3:62-4:2 (“In many systems the non-volatile storage  
9 is addressed internally to the memory system using physical addresses associated  
10 with one or more memory die. However, the host system will use logical addresses  
11 to address the various memory locations. This enables the host to assign data using  
12 consecutive logical addresses, while the memory system is free to store the data as it  
13 wishes among the locations of the one or more memory die.”)).

14       86.      The mapping table of the UltraStar DC SN640 Series SSDs also includes  
15 “a set of PBA fields, including a first PBA field and a second PBA field, said set of  
16 PBA fields respectively disposed for representing a set of PBAs, including a first  
17 PBA disposed for representing a first set of access parameters and a second PBA  
18 disposed for representing a second set of access parameters, said PBAs each  
19 associated with a physical memory location in a memory store, said set of logical  
20 fields and said set of PBA fields disposed to associate said first and second LBA sets  
21 with said first and second PBAs.” For example, the first and second PBAs can be  
22 associated with different non-volatile memory channels, lanes, buses, devices, dies,  
23 planes, etc. within the SSD. *See, e.g.*, Western Digital White Paper, “Flash 101 and

24  
25  
26       

---

<sup>13</sup> Available at [https://documents.westerndigital.com/content/dam/doc-library/en\\_us/assets/public/western-digital/collateral/white-paper/white-paper-sandisk-flash101-management.pdf](https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/collateral/white-paper/white-paper-sandisk-flash101-management.pdf).

1 Flash Management,”<sup>14</sup> at 6 (“Flash Management mission is to create a Logical to  
 2 Physical layer that is transparent to the host and provide logical read and write  
 3 services . . . [t]he managed NAND Controller has the ability to map an LBA address  
 4 to different physical locations on the flash. The controller uses a mapping table to  
 5 keep track of the relationship between the logical block and the physical address.”);  
 6 See, e.g., Western Digital Data Sheet “UltraStar DC SN640”<sup>15</sup> (“The DC SN640  
 7 include Western Digital’s 96-layer BiCS4 3D TLC NAND and Western Digital’s  
 8 NVMe 1.3c controller . . .”); Western Digital’s U.S. Pat. No. 10,565,123, “Hybrid  
 9 logical to physical address translation for non-volatile storage devices with integrated  
 10 compute module,” at 3:62-4:2 (“In many systems the non-volatile storage is  
 11 addressed internally to the memory system using physical addresses associated with  
 12 one or more memory die. However, the host system will use logical addresses to  
 13 address the various memory locations. This enables the host to assign data using  
 14 consecutive logical addresses, while the memory system is free to store the data as it  
 15 wishes among the locations of the one or more memory die.”).

16       87. The first and second PBA fields represent these first and second PBAs,  
 17 respectively, in the mapping table. Each of the PBAs has a set of access parameters  
 18 defined in the mapping table, such as identifying information that allows the PBA to  
 19 be associated with one or more LBAs, and the first and second LBA sets are  
 20 associated with the first and second PBAs, respectively. See Western Digital White  
 21 Paper, “Flash 101 and Flash Management,”<sup>16</sup> at 6 (“Flash Management mission is to

---

22       <sup>14</sup> Available at [https://documents.westerndigital.com/content/dam/doc-library/en\\_us/assets/public/western-digital/collateral/white-paper/white-paper-sandisk-flash101-management.pdf](https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/collateral/white-paper/white-paper-sandisk-flash101-management.pdf).

23  
 24       <sup>15</sup> Available at [https://www.westerndigital.com/en-us/tools/documentRequestHandler?docPath=/content/dam/doc-library/en\\_us/assets/public/western-digital/product/data-center-drives/ultrastar-nvme-series/data-sheet-ultrastar-dc-sn640.pdf](https://www.westerndigital.com/en-us/tools/documentRequestHandler?docPath=/content/dam/doc-library/en_us/assets/public/western-digital/product/data-center-drives/ultrastar-nvme-series/data-sheet-ultrastar-dc-sn640.pdf).

25  
 26       <sup>16</sup> Available at [https://documents.westerndigital.com/content/dam/doc-library/en\\_us/assets/public/western-digital/collateral/white-paper/white-paper-sandisk-flash101-management.pdf](https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/collateral/white-paper/white-paper-sandisk-flash101-management.pdf).

1 create a Logical to Physical layer that is transparent to the host and provide logical  
2 read and write services . . . [t]he managed NAND Controller has the ability to map an  
3 LBA address to different physical locations on the flash. The controller uses a  
4 mapping table to keep track of the relationship between the logical block and the  
5 physical address.”); Western Digital User Manual, “Western Digital SSD  
6 Dashboard,”<sup>17</sup> at 14 (“Secure Erase deletes the mapping table on the selected SSD,  
7 but it does not erase all blocks that have been written to.”).

8 88. Also, the mapping table of the UltraStar DC SN640 Series SSDs, “in  
9 response to receiving the I/O transaction request, [] causes the electronic storage  
10 device to perform optimized memory operations on memory locations respectively  
11 associated with said first PBA and said second PBA, if the I/O transaction request is  
12 associated with said first and second LBA sets.” For example, the interleaving  
13 function in the SSDs allows the products to perform optimized memory operations on  
14 memory locations associated with the first PBA and second PBA by distributing the  
15 reading and writing of data across those memory locations to increase the speed and  
16 efficiency of storing and accessing the data. This interleaving requires the use of the  
17 LBA-PBA mapping information in the mapping table by the memory controller  
18 within the SSD. Western Digital White Paper, “Top Considerations for Enterprise  
19 SSDs,”<sup>18</sup> at 7 (“Simulated workloads are characterized by their block sizes, their  
20 access patterns, the queue or I/O depth, and the read-to-write ratio. The block size is  
21 simply the natural I/O size for the task at hand . . . [t]his access pattern is defined as  
22 either sequential (contiguous ranges of the SSD are accessed in sequence) or random  
23 (the position of each I/O operation is independent of the prior I/Os). The queue  
24

---

25 <sup>17</sup> Available at <https://wddashboarddownloads.wdc.com/wdDashboard/um/4779-705161.pdf>

26 <sup>18</sup> Available at [https://documents.westerndigital.com/content/dam/doc-library/en\\_us/assets/public/western-digital/collateral/white-paper/white-paper-top-considerations-for-enterprise-ssds.pdf](https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/collateral/white-paper/white-paper-top-considerations-for-enterprise-ssds.pdf).

1 depth, or I/O depth, is an indication of the parallelism of I/O operations, reflecting  
 2 how many are in flight at any given time”; *see also* Western Digital Blog “NVM  
 3 Queues Explained”<sup>19</sup> (“NVM Express (NVMe) is the first storage protocol designed  
 4 to take advantage of modern high-performance storage media. The protocol offers  
 5 parallel and scalable interface designed to reduce latencies and increase IOPS and  
 6 bandwidth thanks to its ability to support more than 64K queues and 64K  
 7 commands/queue . . . [w]ith PCIe and solid state media-NAND, SSDs created  
 8 parallel data paths to underlying storage bits . . .”); Tom’s Hardware Blog, “WD My  
 9 Passport SSD Review: Sleek, Slim, and Secure Storage,”<sup>20</sup> (“WD’s Blue SN550E is a  
 10 DRAM-less M.2 2280 PCIe 3.0 x4 NVMe SSD that leverages a quad-channel  
 11 controller and WD’s 512 Gb 96-layer TLC flash. Sixteen flash dies are stuffed  
 12 within our 1TB sample, each featuring a dual-plane design that doubles interleaving  
 13 performance compared to a single-plane flash.”).

14       89. All of the ’740 Accused Products infringe the ’740 Patent, including at  
 15 least claim 1, in the same or similar manner as the UltraStar DC SN640 Series SSDs.

16       90. By making, using, offering for sale, and/or selling products in the United  
 17 States and/or importing products into the United States, including but not limited to  
 18 the ’740 Accused Products, Western Digital has injured BiTMICRO and is liable to  
 19 BiTMICRO for directly infringing one or more claims of the ’740 Patent, including  
 20 without limitation claim 1 pursuant to 35 U.S.C. § 271(a).

21       91. On information and belief, Western Digital will continue to infringe the  
 22 ’740 Patent unless enjoined by this Court.

23       92. As a result of Western Digital’s infringement of the ’740 Patent,  
 24 BiTMICRO has suffered monetary damages, and seeks recovery, in an amount to be

---

26       <sup>19</sup> Available at <https://blog.westerndigital.com/nvme-queues-explained/>.

27       <sup>20</sup> Available at <https://www.tomshardware.com/reviews/wd-my-passport-ssd-review>.

1 proven at trial, adequate to compensate for Western Digital's infringement, but in no  
2 event less than a reasonable royalty with interest and costs.

3       93.   Western Digital's infringement of BiTMICRO's rights under the '740  
4 Patent will continue to damage BiTMICRO, causing irreparable harm for which there  
5 is no adequate remedy at law, unless enjoined by this Court.

## **THIRD COUNT**

**(INFRINGEMENT OF U.S. PATENT NO. 9,875,205)**

8       94. BiMICRO incorporates by reference the allegations set forth in  
9 paragraphs 1-92 as though fully set forth herein.

10        95. Western Digital has directly infringed one or more claims of the '205  
11 Patent, including at least claim 1 of the '205 Patent, in the state of California, in this  
12 judicial district, and elsewhere in the United States by, among other things, making,  
13 using, selling, offering for sale, and/or importing into the United States products that  
14 embody one or more of the inventions claimed in the '205 Patent, including but not  
15 limited to the above-identified NVMe-oF storage platforms, and all reasonably  
16 similar products ("the '205 Accused Products"), in violation of 35 U.S.C. § 271(a).

17        96. As an example, the OpenFlex Data24 NVMe-oF storage platform is an  
18 “apparatus” as recited in claim 1 of the ’205 Patent:



1 Western Digital Product Brief, “OpenFlex Data24 Series NVMe-oF Storage  
 2 Platform,”<sup>21</sup> at 1. Each OpenFlex Data24 NVMe-oF storage platform can include up  
 3 to 24 Western Digital UltraStar SSDs:

<h2>Specifications</h2>	
<b>Hardware</b>	
	<b>24 Dual port high-performance SSDs</b>
	<b>Wide range of NVMe SSD capacity and endurance options</b>
	—Ultrastar® DC SN840: 1DWPD: Up to 15360 GB
	—Ultrastar DC SN840: 3DWPD: Up to 6400 GB
	High availability with dual IOM
	3 PCIe® x 16 slots/IOM
	Western Digital RapidFlex NVMe-oF fabric adapters
	—Six 100GbE ports with dual IOM for maximum performance
	—Four ports for a balance of performance and price
	—Two 100GbE ports for direct replacement of SAS external storage
	Western Digital RapidFlex C2000 NVMe-oF Fabric Bridge Adapters
	OpenFlex inspired composability in a mainstream 2U24
	28in (711mm) chassis depth - fits most commonly used short depth racks (800 - 1000mm)

17  
 18 *Id.* at 2. *See also* Western Digital User Guide, “OpenFlex Data24 3200,”<sup>22</sup> at 3 (“On  
 19 the front of the OpenFlex Data24 3200 there are the 24 Small Form Factor (SFF)  
 20 drive slots, and the enclosure status LEDs. Each drive is individually  
 21 removable/serviceable.”).


22     97.   The OpenFlex Data24 NVMe-oF storage platform includes “a  
 23 communication bus interface” for facilitating communications to and from each of

---

24  
 25 <sup>21</sup> Available at [https://documents.westerndigital.com/content/dam/doc-library/en\\_us/assets/public/western-digital/product/platforms/openflex/product-brief-data24-3200-nvme-of-storage-platform.pdf](https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/product/platforms/openflex/product-brief-data24-3200-nvme-of-storage-platform.pdf).

26  
 27 <sup>22</sup> Available at [https://documents.westerndigital.com/content/dam/doc-library/en\\_us/assets/public/western-digital/product/platforms/openflex/user-guide-openflex-data24-3200.pdf](https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/product/platforms/openflex/user-guide-openflex-data24-3200.pdf).

1 the SSDs within the system. *See, e.g.*, Western Digital User Guide, “OpenFlex  
 2 Data24 3200,”<sup>23</sup> at 15 (annotated in red):



Western Digital User Guide, “OpenFlex Data24 3200,”<sup>24</sup> at 15. *See also* Western Digital Blog, “NVMe-oF Full Speed Ahead,”<sup>25</sup> (“Western Digital launched its next step in NVMe and NVMe-oF with enhanced versions of its OpenFlex Data24 NVMe-oF storage platform, next-generation RapidFlex A2000 and C2000 NVMe-oF fabric bridge devices (FBDs), and the new Ultrastar DC SN655 PCIe Gen 4.0 dual-port NVMe SSDs . . . NVMe-oF takes the performance benefits of NVMe one step further by sharing flash resources among servers for improved performance, availability, and flexibility.”); Western Digital Product Brief, “OpenFlex Data24 Series NVMe-oF

---

<sup>23</sup> Available at [https://documents.westerndigital.com/content/dam/doc-library/en\\_us/assets/public/western-digital/product/platforms/openflex/user-guide-openflex-data24-3200.pdf](https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/product/platforms/openflex/user-guide-openflex-data24-3200.pdf).

<sup>24</sup> Available at [https://documents.westerndigital.com/content/dam/doc-library/en\\_us/assets/public/western-digital/product/platforms/openflex/user-guide-openflex-data24-3200.pdf](https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/product/platforms/openflex/user-guide-openflex-data24-3200.pdf).

<sup>25</sup> Available at <https://blog.westerndigital.com/nvme-of-full-speed-ahead/>.

1 Storage Platform,”<sup>26</sup> at 1 (“Similar to the original OpenFlex Data24, it provides low-  
 2 latency sharing of NVMe SSDs over a high performance Ethernet fabric to deliver  
 3 similar performance to locally attached SSDs . . . OpenFlex Data24 3200 series uses  
 4 Western Digital’s RapidFlex C2000 Fabric Bridge Adapters to provide 2, 4, or 6-  
 5 ports of 100GbE which can now connect to RDMA and/or TCP configured host ports  
 6 . . . OpenFlex Data24 3200 series offers the flexibility of connecting to either RoCE  
 7 or TCP host ports for optimum usage.”).

<b>Specifications</b>	
<b>Hardware</b>	
24 Dual port high-performance SSDs	
Wide range of NVMe SSD capacity and endurance options	
—Ultrastar® DC SN840: 1DWPD: Up to 15360 GB	
—Ultrastar DC SN840: 3DWPD: Up to 6400 GB	
High availability with dual IOM	
3 PCIe® x 16 slots/IOM	
Western Digital RapidFlex NVMe-oF fabric adapters	
—Six 100GbE ports with dual IOM for maximum performance	
—Four ports for a balance of performance and price	
—Two 100GbE ports for direct replacement of SAS external storage	
Western Digital RapidFlex C2000 NVMe-oF Fabric Bridge Adapters	
OpenFlex inspired composability in a mainstream 2U24	
28in (711mm) chassis depth - fits most commonly used short depth racks (800 - 1000mm)	


21 *Id.* at 2.

22       98.     The OpenFlex Data24 NVMe-oF storage platform further includes “a  
 23 flash memory module coupled to the communication bus interface via a  
 24 communication bus.” The OpenFlex Data24 Series system includes up to 24 Western  
 25 Digital Ultrastar SSDs. *Id.* Any grouping of one or more of the Ultrastar SSDs in the

---

26       <sup>26</sup> Available at [https://documents.westerndigital.com/content/dam/doc-library/en\\_us/assets/public/western-digital/product/platforms/openflex/product-brief-data24-3200-nvme-of-storage-platform.pdf](https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/product/platforms/openflex/product-brief-data24-3200-nvme-of-storage-platform.pdf).

1 OpenFlex Data24 Series system can constitute a flash memory module. The flash  
 2 memory module is coupled to the communication bus interface in the OpenFlex  
 3 Data24 Series system via a communication bus. *See, e.g.*, Western Digital User  
 4 Guide, “OpenFlex Data24 3200,”<sup>27</sup> at 15 (annotated in red):



16 *See also* Western Digital Press Release, “Western Digital Delivers New Levels of  
 17 Flexibility, Scalability for the Data Center,”<sup>28</sup> (“In addition to RDMA over converged  
 18 Ethernet (RoCE), the enhanced Data24 now features new TCP connection support.  
 19 Available in a 2U 24-bay platform and backed with a 5-year warranty, the Data24  
 20 3200 is built to deliver low power, high availability and enterprise-class reliability  
 21 with up to 368TB in a single platform of low-latency dual-port PCIe Gen 4.0  
 22 SSDs.”).

23

24

---

<sup>27</sup> Available at [https://documents.westerndigital.com/content/dam/doc-library/en\\_us/assets/public/western-digital/product/platforms/openflex/user-guide-openflex-data24-3200.pdf](https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/product/platforms/openflex/user-guide-openflex-data24-3200.pdf).

<sup>28</sup> Available at <https://www.westerndigital.com/company/newsroom/press-releases/2023/2023-08-08-western-digital-delivers-new-levels-of-flexibility-scalability-for-the-data-center>.

1       99. The OpenFlex Data24 NVMe-oF storage platform further includes “a  
2 system controller coupled to the communication bus interface via an external  
3 communication bus.” For example, the OpenFlex Data24 Series system includes a  
4 Western Digital RapidFlex NVMe-oF controller and a RapidFlex C2000 Fabric  
5 Bridge Adapter. Each of these components, either alone or in combination, constitute  
6 a system controller. See Western Digital Product Brief, “OpenFlex Data24 Series  
7 NVMe-oF Storage Platform,”<sup>29</sup> at 1 (“Unsurpassed connectivity in its class using  
8 Western Digital RapidFlex NVMe-oF controllers, allows up to six hosts to be  
9 attached without a switch, like a traditional JBOF.”); *see also* Western Digital White  
10 Paper, “Western Digital OpenFlex Data24 – Shared High-Performance NVMe  
11 Storage,”<sup>30</sup> at 4 (“Western Digital’s OpenFlex Data24 NVMe-oF storage platform  
12 provides the high-performance of server resident NVMe flash storage, along with the  
13 benefits of external, shared storage. The Data24 system provides low-latency sharing  
14 of NVMe SSDs over a high-performance Ethernet fabric to deliver similar  
15 performance to locally attached NVMe SSDs. Utilizing Western Digital Fabric  
16 adapters, the Data24 allows up to six hosts to be attached without a switch or up to 48  
17 hosts when sharing storage through one or more switches.”)). The system controller  
18 is included as part of the IO Module (IOM):  
19  
20  
21  
22  
23  
24

---

25       <sup>29</sup> Available at [https://documents.westerndigital.com/content/dam/doc-library/en\\_us/assets/public/western-digital/product/platforms/openflex/product-brief-data24-3200-nvme-of-storage-platform.pdf](https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/product/platforms/openflex/product-brief-data24-3200-nvme-of-storage-platform.pdf).  
26

27       <sup>30</sup> Available at [https://documents.westerndigital.com/content/dam/doc-library/en\\_us/assets/public/western-digital/collateral/white-paper/white-paper-evaluator-group-lab-insight-western-digital-openflex-data24.pdf](https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/collateral/white-paper/white-paper-evaluator-group-lab-insight-western-digital-openflex-data24.pdf).  
28

#### 1           4.2.4.8 Controllers

Controllers (2)									
Device Actions	Name	Identifier	Part Number	Serial Number	Host Name	DNS Server Addresses	DNS Search Domains	Health	Details
Browser Current Viewpoint	IO MODULE A	1	1EA2302-001-	USCOS02622Q00003	openflex-data24-3200-uscos02620qa0002-loma	DHCP	DHCP	OK	None
Browse to this Controller Viewpoint	IO MODULE B	2	1EA2302-001-	USALP03020Q0000F	openflex-data24-3200-uscos02620qa0002-lomb	DHCP	DHCP	OK	None

The storage device's **Controllers** section provides access to the IOMs that are connected to the device, and provides options for rebooting and configuring the DNS settings of the **controllers**.

Western Digital User Guide, “OpenFlex Data24 3200,”<sup>31</sup> at 119. *See also id.* at 27:

## 9           2.2 IO Module (IOM) w/ Single AIC



10           The IOM contains one RapidFlex® C2000  
 11           Fabric Bridge Adapter that provides system data  
 12           connectivity through one QSFP28 cable per IOM,  
 13           and supports cable lengths up to 5m. Out-of-Band  
 14           Management (OOBM) features are accessed via  
 15           an RJ45 port that supports a 10/100/1000 Mbps  
 16           Ethernet connection. The IOM status LEDs report  
 17           Fault and Power. The IOM is hot swappable and  
 18           easily removable by removing cables/connectors,  
 19           loosening the single thumbscrew and pulling on the  
 20           handle.




21           **Warning:** It is important to remove  
 22           the QSFP28 connector and cables  
 23           before unscrewing and lowering the  
 24           handle. Lowering the handle while the  
 25           cables are still installed can damage the  
 26           internal components and the connector  
 27           itself.

28           The system controller is also coupled to the communication bus interface via an  
 29           external communication bus. *See, e.g.*, Western Digital User Guide, “OpenFlex  
 30           Data24 3200,”<sup>32</sup> at 15 (annotated in red):

31 Available at [https://documents.westerndigital.com/content/dam/doc-library/en\\_us/assets/public/western-digital/product/platforms/openflex/user-guide-openflex-data24-3200.pdf](https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/product/platforms/openflex/user-guide-openflex-data24-3200.pdf).

32 Available at [https://documents.westerndigital.com/content/dam/doc-library/en\\_us/assets/public/western-digital/product/platforms/openflex/user-guide-openflex-data24-3200.pdf](https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/product/platforms/openflex/user-guide-openflex-data24-3200.pdf).

Figure 11: System Block Diagram



100. The OpenFlex Data24 NVMe-oF storage platform further provides  
 11 functionality “wherein the system controller performs a memory transaction via the  
 12 communication bus interface to the flash memory module.” The OpenFlex Data24  
 13 Series system includes a system controller which performs a memory transaction via  
 14 the communication bus interface to the flash memory module. *See id.* at 2  
 15 (“OpenFlex Data24 utilizes two IOMs to provide data connectivity using QSFP28  
 16 connections through Western Digital’s RapidFlex add-in cards. OpenFlex is Western  
 17 Digital’s architecture that supports Open Composable Infrastructure (OCI). The  
 18 OpenFlex Data24 3200 is a Just-a-Bunch-Of-Flash (JBOF) platform that leverages  
 19 this OCI approach in the form of disaggregated data storage using NVMe-over-  
 20 Fabrics (NVMe-oF). NVMe-oF is a networked storage protocol that allows storage  
 21 to be disaggregated from compute to make that storage widely available to multiple  
 22 applications and hosts . . . OpenFlex does not rule out multiple fabrics, but whenever  
 23 possible, Ethernet will be used as a unifying connection for both flash and disk  
 24 because of its broad applicability and availability.”); *see also* Western Digital  
 25 Solution Brief, “Three Ways to Add Western Digital OpenFlex Data24 Storage to  
 26

1 OpenStack,”<sup>33</sup> (“They provide 24 slots for NVMe drives and a maximum capacity of  
2 368 TB when using Western Digital Ultrastar DC SN840 15.36 TB devices. Unlike a  
3 SAS enclosure, the Data24 platforms use Western Digital RapidFlex fabric bridge  
4 adapter. These controllers allow full access to all 24 NVMe drives over up to six  
5 ports of 100 Gb Ethernet . . . [t]he OpenFlex Data24 design exposes the full  
6 performance of the NVMe SSDs to the network. With 24 Western Digital Ultrastar  
7 DC SN840 3.2 TB devices, the enclosure can achieve up to 71 GB/s of 128K  
8 bandwidth and over 16.7 MIOPS at a 4K block size.”).

9        101. All of the '205 Accused Products infringe the '205 Patent, including at  
10 least claim 1, in the same or similar manner as the OpenFlex Data24 NVMe-oF  
11 storage platform.

12        102. By making, using, offering for sale, and/or selling products in the United  
13 States and/or importing products into the United States, including but not limited to  
14 the '205 Accused Products, Western Digital has injured BiTMICRO and is liable to  
15 BiTMICRO for directly infringing one or more claims of the '205 Patent, including  
16 without limitation claim 1 pursuant to 35 U.S.C. § 271(a).

17       103. On information and belief, Western Digital will continue to infringe the  
18 '205 Patent unless enjoined by this Court.

19        104. As a result of Western Digital’s infringement of the ’205 Patent,  
20 BiTMICRO has suffered monetary damages, and seeks recovery, in an amount to be  
21 proven at trial, adequate to compensate for Western Digital’s infringement, but in no  
22 event less than a reasonable royalty with interest and costs.

23        105. Western Digital's infringement of BiTMICRO's rights under the '205  
24 Patent will continue to damage BiTMICRO, causing irreparable harm for which there  
25 is no adequate remedy at law, unless enjoined by this Court.

<sup>33</sup> Available at [https://documents.westerndigital.com/content/dam/doc-library/en\\_us/assets/public/western-digital/collateral/solution-brief/solution-brief-openflex-data24-three-ways-to-add-storage-to-openstack.pdf](https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/collateral/solution-brief/solution-brief-openflex-data24-three-ways-to-add-storage-to-openstack.pdf).

## FOURTH COUNT

**(INFRINGEMENT OF U.S. PATENT NO. 7,716,389)**

106. BiTMICRO incorporates by reference the allegations set forth in paragraphs 1-104 as though fully set forth herein.

5       107. Western Digital has directly infringed one or more claims of the '389  
6 Patent, including at least claim 19 of the '389 Patent, in the state of California, in this  
7 judicial district, and elsewhere in the United States by, among other things, making,  
8 using, selling, offering for sale, and/or importing into the United States products that  
9 embody one or more of the inventions claimed in the '389 Patent, including but not  
10 limited to the above-identified SSDs with hardware encryption or self-encrypting  
11 drives, and all reasonably similar products ("the '389 Accused Products"), in  
12 violation of 35 U.S.C. § 271(a).

13        108. As an example, Western Digital’s Ultrastar DC SN861 includes “a  
14 direct memory access controller for transferring data to or from a memory, and for  
15 encrypting or decrypting said data upon receiving a data processing request.”  
16 Specifically, it includes a controller chip that can directly access memory and transfer  
17 data to or from memory locations in the SSD utilizing the NVMe protocol. *See*  
18 Western Digital Blog “What is NVMe™ and why is it important? A Technical  
19 Guide,”<sup>34</sup> (“NVMe is a high-performance NUMA (Non Uniform Memory Access)  
20 optimized and highly scalable storage protocol, that connects the host to the memory  
21 subsystem. The protocol is relatively new, feature-rich, and designed from the  
22 ground up for non-volatile memory media (NAND and Persistent Memory) directly  
23 connected to CPU via PCIe interface See diagram #1). The protocol is built on high

<sup>34</sup> Available at <https://blog.westerndigital.com/nvme-important-data-driven-businesses/>.

1 speed PCIe lanes.”); Western Digital Data Sheet, “Ultrastar DC SN861”<sup>35</sup>  
2 (“Experience future-ready PCIe Gen5 read/write speeds . . . [d]esigned to support  
3 NVMe 2.0, and NVMe MI 1.2c, and OCP 2.0 supportive for enhanced scalability and  
4 efficiency.”).

5       109. The controller in Western Digital’s Ultrastar DC SN861 also includes  
6 built-in hardware encryption and decryption capabilities. Specifically, it features  
7 TCG security and encryption utilizing the TCG Opal 2.01 standard. *See* Western  
8 Digital website, “Ultrastar DC SN861 NVMe SSD”<sup>36</sup> (“Benefit from . . . TCG  
9 security and encryption . . . [s]ecurity: TCG Opal.”). Other ’389 Accused Products,  
10 such as Western Digital’s Ultrastar DC SN840, utilize the TCG Ruby standard.  
11 Western Digital’s implementation of the TCG Ruby specification functions similarly  
12 to Opal. *See* Western Digital Tech Brief, “Setting up TCG Ruby with Sedutil,”<sup>37</sup> at 1  
13 (“The purpose for TCG Ruby is to provide an up-to-date enterprise Security  
14 Subsystem Class (SSC) to support NVMe datacenter drives. . . [i]t is part of the  
15 broader Opal SSC (such as Pyrite and Opalite) and has protocol compatibility with  
16 the Opal family. Western Digital’s specific implementation of the TCG Ruby  
17 specification (see below for a comparison about Opal v2.01 and TCG Ruby) makes it  
18 very similar to Opal, but preboot authentication is not supported.”).

19

20

21

22

---

23       <sup>35</sup> Available at [https://documents.westerndigital.com/content/dam/doc-library/en\\_us/assets/public/western-digital/product/data-center-drives/ultrastar-nvme-series/data-sheet-ultrastar-dc-sn840.pdf](https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/product/data-center-drives/ultrastar-nvme-series/data-sheet-ultrastar-dc-sn840.pdf).

24

25       <sup>36</sup> Available at <https://www.westerndigital.com/products/internal-drives/data-center-drives/ultrastar-dc-sn861-ssd?sku=0TS2530>.

26

27       <sup>37</sup> Available at [https://documents.westerndigital.com/content/dam/doc-library/en\\_us/assets/public/western-digital/collateral/tech-brief/tech-brief-setting-up-tcg-ruby-with-sedutil.pdf](https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/collateral/tech-brief/tech-brief-setting-up-tcg-ruby-with-sedutil.pdf).

Feature	Opal V2.01	TCG Ruby
Activation and Life Cycle	Yes	Yes
Number of Admin, Users	4 Admin, 8 Users	1 Admin, 2 Users
Min Number of Required Logical Block Addressing (LBA) Ranges	Global Range +8	Global Range (+8 on Western Digital drives)
Min Datastore Size	10MB	128 KB
Min MBR Table Size	128MB	Optional: 128MB if supported
Configurable Access Control	Yes	Yes
PSID	Yes	Yes
Media Encryption	Required	Required
Crypto Erase	Revert, Revert SP, GenKey methods for device and locking range level erase granularity	Same as Opal

Id. at 1.

110. As shown below, Western Digital provides three SSD security options with user data encrypted at rest: Instant Secure Erase (ISE), Trusted Computing Group (TCG), and TCG-FIPS. See Western Digital website, “Protect Your Data”<sup>38</sup> (“ISE drives support all sanitization methods as SE drives. In addition, ISE drives have data encrypted at rest . . . TCG drives have data encrypted at rest . . . TCG-FIPS drives are identical to TCG, but are additionally validated by a NIST-approved laboratory to meet the Federal Information Processing Standard (FIPS).”).

Security Type	User Data Encrypted At Rest	Data Access Control	Preferred NIST Purge-Compliant Erase	External Certification of Security Protocol
<a href="#">Secure Erase (SE)</a> ⓘ <a href="#">Shop Now</a>	—	ATA Security (SATA only)	Sanitize Overwrite (HDD) Sanitize Block Erase (SSD)	—
<a href="#">Instant Secure Erase (ISE)</a> ⓘ <a href="#">Shop Now</a>	✓	ATA Security (SATA only)	All of the above, plus Crypto Erase	—
<a href="#">Trusted Computing Group (TCG)</a> ⓘ <a href="#">Shop Now</a>	✓	TCG-SSC	All of the above, plus Revert	—
<a href="#">TCG-FIPS</a> ⓘ <a href="#">Shop Now</a>	✓	TCG-SSC	All of the above	✓ FIPS 140-2 Certification by NIST-approved labs <sup>1</sup>

Id.

111. Encryption is a key capability of the featured in each of the ’389 Accused Products. For example, Western Digital’s Ultrastar DC SN861 uses the Advanced Encryption Standard (AES), scrambling data using a secret key and

---

<sup>38</sup> Available at <https://www.westerndigital.com/solutions/data-security/data-protection>.

1 encryption algorithm to automatically convert stored data into an unreadable form  
2 known as ciphertext. The algorithm encrypts files even before they are physically  
3 written onto the device, meaning the data is encrypted at rest. *See, e.g.*, Western  
4 Digital Blog, “What Are Encrypted Drives?”<sup>39</sup> (“Self-encrypted drives automatically  
5 convert stored data into a scrambled, unreadable form known as ciphertext, using an  
6 encryption algorithm. This algorithm encrypts created files even before they are  
7 physically written onto the device, rendering your storage drive ‘encrypted at rest.’”  
8 While there are many encryption algorithms, AES, the Advanced Encryption  
9 Standard, is one of the most widely adopted and recognized modern cryptographic  
10 algorithms. This algorithm uses fixed blocks of data, typically 128-bit or 256-bit, and  
11 scrambles them using a secret key . . . [a]s soon as a file is created, the algorithm  
12 begins encrypting fixed blocks of data in a series of cryptographic operations  
13 including substitution, permutation and mixing.”; Western Digital Data Sheet,  
14 “Ultrastar DC SN861”<sup>40</sup> at 1 (“Benefit from enterprise-class features such as Power  
15 Loss Protection, End-to-End Data Path Protection, and TCG security and encryption,  
16 helping ensure data integrity and security.”). Others of the ’389 Accused Products,  
17 including Western Digital’s Ultrastar DC SN840 NVMe PCIe 3.0 Self-Encrypting  
18 Drive have active FIPS 140-2 certification through the Cryptographic Module  
19 Validation Program of the National Institute of Standards and Technology (“NIST”).

<sup>39</sup> Available at <https://blog.westerndigital.com/what-are-encrypted-drives/>.

<sup>40</sup> Available at [https://documents.westerndigital.com/content/dam/doc-library/en\\_us/assets/public/western-digital/product/data-center-drives/ultrastar-nvme-series/data-sheet-ultrastar-dc-sn840.pdf](https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/product/data-center-drives/ultrastar-nvme-series/data-sheet-ultrastar-dc-sn840.pdf).

**Certificate #4268****Details**

Module Name	Ultrastar® DC SN840 NVMe™ PCIe 3.0 Self Encrypting Drive	
Standard	FIPS 140-2	
Status	Active	
Sunset Date	9/21/2026	
Overall Level	2	
Caveat	None	
Security Level Exceptions	<ul style="list-style-type: none"> <li>• EMI/EMC: Level 3</li> <li>• Mitigation of Other Attacks: N/A</li> </ul>	
Module Type	Hardware	
Embodyment	Multi-Chip Embedded	
Description	The Ultrastar® DC SN840 NVMe™ PCIe 3.0 Self Encrypting Drive, from Western Digital, delivers extreme performance and ultra-low latency to the top tier of enterprise storage. With proven dual-port NVMe architecture, these drives are best suited for performance demanding platforms including HPC servers, mission-critical applications and workloads that require superior read/write performance and low latency.	

Approved Algorithms	AES	Certs. # <a href="#">A1025</a> , # <a href="#">C1973</a> , # <a href="#">3580</a> and # <a href="#">3913</a>
	CKG	vendor affirmed
	DRBG	Cert. # <a href="#">A1025</a>
	ENT	P
	HMAC	Cert. # <a href="#">2280</a>
	PBKDF	Cert. # <a href="#">A1025</a>
	RSA	Certs. # <a href="#">A1025</a> and # <a href="#">A1184</a>
	SHS	Cert. # <a href="#">2942</a>
Allowed Algorithms	N/A	
Hardware Versions	P/Ns WUS4C6416DSP3X5, WUS4BA119DSP3X5, WUS4C6432DSP3X5, WUS4BA138DSP3X5, WUS4C6464DSP3X5, WUS4BA176DSP3X5 and WUS4BA1A1DSP3X5	
Firmware Versions	R2210400, R2210401 and R2EF0003	

**NIST Cryptographic Module Validation Program, Certificate #4268<sup>41</sup>**

112. The direct memory access controller of Western Digital’s Ultrastar DC  
 18 SN861 further includes “a means for performing a DMA data transfer, said means for  
 19 performing a DMA data transfer including at least one DMA engine configured for  
 20 transferring data.” Specifically, the controller chip in Western Digital’s Ultrastar DC  
 21 SN861 includes a DMA engine that performs data transfers directly to and from  
 22 memory locations within the SSD. *See, e.g.,* Delkin Blog, “Understanding Flash-  
 23 Based SSD Drives and the Flash Controller,”<sup>42</sup> (“NAND flash controller hardware is  
 24 made up of multiple parts: . . . Direct Memory and Flash Access: Also known as

25  
 26 <sup>41</sup> Available at <https://csrc.nist.gov/projects/cryptographic-module-validation-program/certificate/4268>.

27  
 28 <sup>42</sup> Available at <https://www.delkin.com/blog/understanding-nand-flash-based-ssd-drives-and-the-flash-controller/>.

1 DMA and DFA, these buffers increase throughput by allowing transfers to and from  
 2 RAM and flash without intervention from the CPU.”); Western Digital Data Sheet,  
 3 “Ultrastar DC SN861”<sup>43</sup> at 1 (“With high random read speeds and low power  
 4 consumption, the DC SN861 is optimized for compute-intensive AI and machine  
 5 learning applications, ensuring superior read/write performance . . . [t]he DC SN861  
 6 also provides a rich feature set including NVMe® 2.0 and OCP 2.0 support . . .”).

7       113. The direct memory access controller of Western Digital’s Ultrastar DC  
 8 SN861 further includes “a means for performing data processing coupled to said  
 9 means for performing a DMA data transfer, said data processing includes encrypting  
 10 or decrypting said data in response to a DPC hit signal by at least using a DPC  
 11 channel to intercept said data, causing said data to be transferred to said means for  
 12 performing data processing.” For example, each of the ‘389 Accused Products  
 13 includes a cryptographic module or engine that encrypts or decrypts data in response  
 14 to a DPC hit signal by using a DPC channel of the cryptographic module. *See*  
 15 Western Digital Blog, “What Are Encrypted Drives?”<sup>44</sup> (“Self-encrypting drives  
 16 automatically convert stored data into a scrambled, unreadable form known as  
 17 ciphertext, using an encryption algorithm. This algorithm encrypts created files even  
 18 before they are physically written onto the device, rendering your storage drive  
 19 ‘encrypted at rest’. While there are many encryption algorithms, AES, the Advanced  
 20 Encryption Standard, is one of the most widely adopted and recognized modern  
 21 cryptographic algorithms. This algorithm uses fixed blocks of data, typically 128-bit  
 22 or 256-bit, and scrambles them using a secret key . . . [a]s soon as a file is created, the  
 23 algorithm begins encrypting fixed blocks of data in a series of cryptographic  
 24 operations including substitution, permutation and mixing.”). As an example, in the

---

25                          <sup>43</sup> Available at [https://documents.westerndigital.com/content/dam/doc-library/en\\_us/assets/public/western-digital/product/data-center-drives/ultrastar-nvme-series/data-sheet-ultrastar-dc-sn840.pdf](https://documents.westerndigital.com/content/dam/doc-library/en_us/assets/public/western-digital/product/data-center-drives/ultrastar-nvme-series/data-sheet-ultrastar-dc-sn840.pdf).

26                          <sup>44</sup> Available at <https://blog.westerndigital.com/what-are-encrypted-drives/>.

1 Opal-compliant '389 Accused Products, such as Western Digital's Ultrastar DC  
2 SN861, DPC hit signals are used in the selection of the appropriate media encryption  
3 key (MEK) to use for encryption/decryption for a particular locking range of the  
4 memory. *See* Trust Computing Group and NVM Express Joint White Paper: "TCG  
5 Storage, Opal, and NVMe (Aug. 2015)"<sup>45</sup> at 5 ("Opal SSC provides a full featured  
6 device implementation profile, which a variety of features that can be taken  
7 advantage of through Opal management software . . . [t]he Storage Device can be  
8 subdivided into multiple 'Locking Ranges.' Each of these is a range of continuous  
9 LBAs . . . [e]ach Locking Range is encrypted with a different Media Encryption Key  
10 . . . [e]ach Locking Range can be unlocked independently of the others."); Johns  
11 Hopkins Applied Physics Laboratory, "A Practical Guide to Use of Opal Drives," at  
12 iii ("Opal drives are widely deployed media that are a class of self-encrypting drives  
13 (SEDs). Based on a specification from the Trusted Computing Group (TCG), such  
14 drives have extended characteristics beyond merely self-encrypting. They have the  
15 ability to create multiple independent regions each having individual encryption keys,  
16 and read/write controls.").

17 114. All of the '389 Accused Products infringe the '389 Patent, including at  
18 least claim 19, in the same or similar manner as the Ultrastar DC SN861.

19 115. By making, using, offering for sale, and/or selling products in the United  
20 States and/or importing products into the United States, including but not limited to  
21 the '389 Accused Products, Western Digital has injured BiTMICRO and is liable to  
22 BiTMICRO for directly infringing one or more claims of the '389 Patent, including  
23 without limitation claim 19 pursuant to 35 U.S.C. § 271(a).

24 116. On information and belief, Western Digital will continue to infringe the  
25 '389 Patent unless enjoined by this Court.  
26

---

27 <sup>45</sup> Available at [https://trustedcomputinggroup.org/wp-content/uploads/TCGandNVMe\\_Joint\\_White\\_Paper-TCG\\_Storage\\_Opal\\_and\\_NVMe\\_FINAL.pdf](https://trustedcomputinggroup.org/wp-content/uploads/TCGandNVMe_Joint_White_Paper-TCG_Storage_Opal_and_NVMe_FINAL.pdf).  
28

1       117. As a result of Western Digital's infringement of the '389 Patent,  
2 BiTMICRO has suffered monetary damages, and seeks recovery, in an amount to be  
3 proven at trial, adequate to compensate for Western Digital's infringement, but in no  
4 event less than a reasonable royalty with interest and costs.

5       118. Western Digital's infringement of BiTMICRO's rights under the '389  
6 Patent will continue to damage BiTMICRO, causing irreparable harm for which there  
7 is no adequate remedy at law, unless enjoined by this Court.

8           //

9           //

10          //

11          //

12          //

13          //

14          //

15          //

16          //

17          //

18          //

19          //

20          //

21          //

22          //

23          //

24          //

25          //

26          //

27          //

28          //

**PRAYER FOR RELIEF**

WHEREFORE, BiTMICRO prays for judgment and seeks relief against Western Digital as follows:

- A. For judgment that Western Digital has infringed and/or continue to infringe one or more claims of the Asserted Patents;
- B. For a permanent injunction against Western Digital and its respective officers, directors, agents, servants, affiliates, employees, divisions, branches, subsidiaries, parents, and all other acting in active concert therewith from infringement of the Asserted Patents;
- C. For an accounting of all damages sustained by BiTMICRO as the result of Western Digital's acts of infringement;
- D. For a mandatory future royalty payable on each and every future sale by Western Digital of a product that is found to infringe one or more of the Asserted Patents and on all future products which are reasonably similar to those products found to infringe;
- E. For a judgment and order finding that Western Digital's infringement is willful and awarding to BiTMICRO enhanced damages pursuant to 35 U.S.C. § 284;
- F. For a judgment and order requiring Western Digital to pay BiTMICRO's damages, costs, expenses, and pre- and post-judgment interest for its infringement of the Asserted Patents as provided under 35 U.S.C. § 284;
- G. For a judgment and order finding that this is an exceptional case within the meaning of 35 U.S.C. § 285 and awarding to BiTMICRO its reasonable attorneys' fees; and
- H. For such other and further relief in law and in equity as the Court may deem just and proper.

**DEMAND FOR JURY TRIAL**

Pursuant to Rule 38(b) of the Federal Rules of Civil Procedure, BiTMICRO hereby demands a trial by jury of this action.

Dated: September 3, 2024

Respectfully submitted,

/s/ Richard C. Lin

Denise M. De Mory

California State Bar No. 168076

Richard C. Lin

California State Bar No. 209233

Michael Flynn-O'Brien

California State Bar No. 291301

Aaron R. Hand

California State Bar No. 245755

Bunsow De Mory LLP

701 El Camino Real

Redwood City, CA 94063

(650) 351-7241 Telephone

(415) 426-4744 Facsimile

[ddemory@bdinlaw](mailto:ddemory@bdinlaw)

rlin@bdiplaw.com

mflynnohrien@bdir

[ahand@bdinlaw.com](mailto:ahand@bdinlaw.com)

[ananda@alpinaweb.com](mailto:ananda@alpinaweb.com)

*Attorneys for Plaintiff*

*Attorneys for Plaintiff BiTMICRO LLC*